View ST72T91L_175712.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

R
ST7291L
BRIEF DATA
8-BIT MCU WITH 8/12/16/24/32K ROM, TIMER, SUPPLY SUPERVISOR AND CARRIER FREQUENCY GENERATOR
s s s s s s s s s s
s
s s s s s s s s s
s
s s
2 to 5.5V Supply Operating Range 8MHz Maximum Clock Frequency Fully Static Operation 0 to +70C Operating Temperature Range Run, Wait, Stop and RAM Retention modes User ROM: 12/16/24/ 32 Kbytes Data RAM: 256/384 bytes 28 pin SO Plastic Packages 21 Bidirectional I/O lines 8 standard Push-pull I/Os with wake-up feature 13 standard Push-pull I/Os 16-bit Timer with Output Compare (no output pin) Low Voltage Detector (LVD) Interrupt Wake-up function IR Carrier Frequency Generator 8-bit Data Manipulation 63 Basic Instructions 17 main Addressing Modes 8x8 Unsigned Multiply instruction True Bit Manipulation Complete Development Support on PC/DOS/ Windows 3.1x/95/NT with Real-Time Emulator Full Software Package (Cross -Assembler, Debugger) Full Hardware Emulator EPROM and OTP support
PSO28
(See end of Datasheet for Ordering Information)
Note 1. This device is in development, consult your SGS-TH OMSON representative for the current status.
Figure 1. Pin Description
V DD RESET WKP PA7 PA6 PA5 PA4 PA3 PA2 PA1 PC0 PA0 PB0 PB1 OSCin OSCout PC1/OP (1) PC6 PC7 VSS TEST PC5 PB7 PB6 PB5 PB4 PB3 PB2
DEVICE SUMMARY
DEVICE ST7291L6 (1) ST7291L5 ST7291L5A ST7291L4 ST7291L3 ST7291L2 ROM
(Bytes)
RAM
(Bytes)
CARRIER GENERATOR Yes Yes Yes No No No
32K 24K 16K 16K 12K 8K
384 384 384 256 256 256
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
Notes: 1. PC1 on ST7291L2/L3/L4; software selectable as OP on ST7291L6/L5/L5A
December 1997
This is preliminary information ona new product in development orundergoing evaluation. Details are subject to change without notice.
1/5
1
ST7291L
1 GENERAL DESCRIPTION
1.1 INTRODUCTION The ST7291L CMOS Microcontroller Unit is a member of the ST7 family of microcontrollers. The device is based on an industry-standard 8-bit core and features an enhanced instruction set. Oscillator frequency may be as high as 8MHz, however, thanks to the fully static design, operation is possible down to DC. Under software control, the ST7291L may be placed in either WAIT or HALT modes, thus reducing power consumption. Figure 2. ST7291L Block Diagram The enhanced instruction set and addressing modes afford real programming potential. In addition to standard 8-bit data management, the ST7291L features bit manipulation, 8x8 unsigned multiplication and indirect addressing modes. The device includes a CPU, ROM, RAM, I/O, an on-chip oscillator, a timer with output compare system and, depending on the version, a Low Voltage Detection (LVD) and Carrier Frequency generation for remote control applications.
OSCin OSCout WKP OSCILLATOR Internal CLOCK PORT A PA0..PA7 (8-bit)
PORT B
PB0..PB7 (8-bit) PC0, PC1, PC6, PC7 PC5
PORT C RESET CONTROL 8 BIT CORE PCL PCH SP X Y A CC TIMER SYSTEM
DATA BUS
CARRIER FREQ. GENERATOR
ADDRESS BUS
ROM 8K/12K/16K/24K/32K RAM 256/384
LOW VOLTAGE DETECTOR
VDD VPP
2/5
R
ST72E91L ST72T91L
8-BIT MCU WITH 32K EPROM/ OTP, TIMER, SUPPLY SUPERVISOR AND CARRIER FREQUENCY GENERATOR
s s s s
s s s s
s
s s s
s s s s s s s s s
s
s
3 to 5.5V Supply Operating Range 8MHz Maximum Clock Frequency Fully Static operation 0 to +70C Operating Temperature Range (OTP) Run, Wait, Stop and RAM Retention modes User EPROM/ OTP: 32 Kbytes Data RAM: /384 Bytes 28 pin SO plastic packages for ST72T91 OTP version 28 pin Ceramic SO package for ST72E91 EPROM version 21 Bidirectional I /O lines 8 Interrupt Wake-Up programmable input lines 16-bit Timer with Output Compare (no output pin). Interrupt Wake-up function Low Voltage Detector (LVD) IR Carrier Frequency Generator 8-bit Data Manipulation 63 Basic Instructions 17 main Addressing Modes 8x8 Unsigned Multiply instruction True Bit Manipulation Complete Development Support on PC/DOS/ Windows 3.1x/95/NT with Real-Time Emulator Full Software Package (Cross-Assembler, Debugger) Full Hardware Emulator
PSO28
CSO28W
(See end of Datasheet for Ordering Information)
Figure 1. Pin Description
VDD RESET WKP PA7 PA6 PA5 PA4 PA3 PA2 PA1 PC0 PA0 PB0 PB1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 OSCin OSCout PC1/OP PC6 PC7 V SS TEST/VPP PC5 PB7 PB6 PB5 PB4 PB3 PB2
December 1997
This is preliminary information ona new product in development orundergoing evaluation. Details are subject to change without notice.
3/5
ST72E91L ST72T91L
1 GENERAL DESCRIPTION
1.1 INTRODUCTION The ST72E91 and ST72T91 devices form part of the ST 7 family of Microcontrollers, designed and produced by SGS-THOMSON Microelectronics using an n-well proprietary HCMOS process. The ST72E91 is equipped with internal EPROM memory and is available in windowed ceramic package, whereas the ST72T91 OTP version is available in a plastic package. The EPROM parts are fully compatible with their ROM versions and the present Datasheet will thus provide only information specifically relating to the EPROM devices. trade-off for prototyping, pre-production and most low to medium volume applications. Both devices are based around an industry standard 8-bit core and offer an enhanced instruction set. The processors will run at an 8MHz clock rate with a 5V supply, and at up to 4MHz with a 3V supply. Since the design is fully static, operation down to DC is possible and the devices may be placed in HALT or WAIT modes under program control in order to reduce power requirements. The powerful enhanced instruction set and addressing modes afford real programming potential. In addition to standard 8-bit data management, the ST72E91 and the ST72T91 feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes. The devices include a CPU, an on-chip oscillator, EPROM, RAM, I/O, and a timer with output compare system.
PLEASE REFER TO THE ST7291 DATASHEET FOR THE ROM DEVICES FOR FULL DETAILS . The ST72E91 is a user programmable and erasable device, best suited for development purposes. The ST72T91 is a One-Time Programmable device (OTP) which offers the best cost/flexibility
Figure 2. ST72E91 Block Diagram
OSCin OSCout WKP OSCILLATOR Internal CLOCK PORT A PA0..PA7 (8-bit)
PORT B
PB0..PB7 (8-bit)
PORT C RESET CONTROL 8 BIT CORE PCL PCH SP X Y A CC TIMER SYSTEM
PC0,PC1,PC5,PC6,PC7
DATA BUS
CARRIER FREQ. GENERATOR
ADDRESS BUS
EPROM/OTP 32K RAM 256/384
LOW VOLTAGE DETECTOR
VDD VPP
4/5
ST72E91L ST72T91L
Notes:
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.
(c)1997 SGS-THO MSON Microelectronics - All Rights Reserved. Purchase of I2 C Components by SGS-THOMSON Microelectronics conveys a license under the Philips I2C Patent. Rights to use these components in an I2C system is granted provided that the system conforms to the I2C Standard Specification as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
5/5

▲Up To Search▲

Price & Availability of ST72T91L

	To Download ST72T91L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .